 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 1/3 january 2002 psd211r ZPSD211R, ZPSD211Rv low cost field programmable microcontroller peripherals features summary single supply voltage: C 5 v10% for psd211r and ZPSD211R C 2.7 to 5.5 v for ZPSD211Rv up to 256 kbit of eprom input latches programmable i/o ports programmable security figure 1. packages pldcc44 (j) cldcc44 (l) pqfp44 (m)
i psd211r family psd211r ZPSD211R ZPSD211Rv low cost microcontroller peripherals table of contents 1 introduction .................................................................................................................. .........................................1 2 notation ...................................................................................................................... ..........................................2 3 key features .................................................................................................................. ......................................4 4 psd211r family feature summary ................................................................................................ ....................5 5 partial listing of microcontrollers supported ................................................................................. .......................5 6 applications .................................................................................................................. ........................................5 7 zpsd background ............................................................................................................... .................................5 7.1 integrated power management tm operation .............................................................................................6 8 operating mode ................................................................................................................ ....................................9 9 programmable address decoder (pad)............................................................................................ ...................9 10 i/o port functions ........................................................................................................... ....................................12 10.1 csioport registers.......................................................................................................... ....................12 10.2 port a (pa0-pa7)........................................................................................................... ..........................12 10.3 port b (pb0-pb7)........................................................................................................... ..........................14 10.4 port c (pc0-pc2) ........................................................................................................... .........................15 11 psd memory ................................................................................................................... ...................................16 11.1 eprom...................................................................................................................... ..............................16 11.2 programming and erasure.................................................................................................... ...................16 12 control signals .............................................................................................................. .....................................16 12.1 ale or as ................................................................................................................... .............................17 12.2 wr or r/w.................................................................................................................. .............................17 12.3 rd/e ....................................................................................................................... .................................17 12.4 psen ....................................................................................................................... ................................17 12.5 a19/csi .................................................................................................................... ...............................17 12.6 reset input ................................................................................................................ ..............................18 13 program/data space and the 8031 .............................................................................................. ......................20 14 systems applications......................................................................................................... .................................21 15 security mode ................................................................................................................ .....................................23 16 power management............................................................................................................. ...............................23 16.1 csi input.................................................................................................................. ................................23 16.2 cmiser bit ................................................................................................................. ...............................23 16.3 turbo bit (zpsd only)...................................................................................................... .......................24 16.4 number of product terms in the pad logic................................................................................... .........24 16.5 composite frequency of the input signals to the pad logic..................................................................2 5 16.6 loading on i/o pins ........................................................................................................ .........................26 17 calculating power ............................................................................................................ ...................................27 18 specifications............................................................................................................... .......................................30 18.1 absolute maximum ratings ................................................................................................... ..................30 18.2 operating range ............................................................................................................ .........................30 18.3 recommended operating conditions........................................................................................... ...........30 18.4 pin capacitance............................................................................................................ ...........................30 18.5 ac/dc characteristics ?psd211r/ZPSD211R (all 5 v devices)...........................................................31 18.6 ac/dc characteristics ?psd211rv (3 v devices only)........................................................................ .32 18.7 timing parameters ?psd211r/ZPSD211R (all 5 v devices) ................................................................33 18.8 timing parameters ?ZPSD211Rv (3 v devices only) ........................................................................... .34 18.9 timing diagrams for psd211r parts .......................................................................................... ...........36 18.10 ac testing ................................................................................................................ ...............................39 ii psd211r family psd211r ZPSD211R ZPSD211Rv low cost microcontroller peripherals table of contents (cont.) 19 pin assignments .............................................................................................................. ...................................40 20 package information .......................................................................................................... .................................41 21 package drawings ............................................................................................................. .................................42 22 psd211r ordering information ................................................................................................. .........................45 22.1 selector guide ............................................................................................................. ............................45 22.2 part number construction ................................................................................................... ....................46 22.3 ordering information....................................................................................................... .........................46 23 data sheet revision history .................................................................................................. .............................47 sales reps ..................................................................................................................... ....................................48 1 1.0 introduction programmable peripheral psd211r field-programmable microcontroller peripheral the low cost psd211r family integrates high-performance and user-configurable blocks of eprom and programmable logic into one part. the psd211r products also provide a powerful microcontroller interface that eliminates the need for external ?lue logic? the part s integration, small form factor, low power consumption, and ease of use make it the ideal part for interfacing to virtually any microcontroller. the major functional blocks of the psd211r include: two programmable logic arrays 256 kb of eprom input latches programmable i/o ports programmable security the psd211r family architecture (figure 1) can efficiently interface with, and enhance, almost any 8-bit multiplexed microcontroller system. this solution provides microcontrollers the following: chip-select logic, control logic, and latched address signals that are otherwise implemented discretely port expansion (reconstructs lost microcontroller i/o) an eprom (with security) compatible with 8031-type architectures that use separate program and data space. updated march 1, 1999. see page 47. psd211r family 2 2.0 notation 1.0 introduction (cont.) the psd211r i/o ports can be used for: standard i/o ports programmable chip select outputs address inputs demultiplexed address outputs. implementing your design has never been easier than with psdsoft?si s software development suite. using psdsoft, you can do the following: configure your psd211r to work with virtually any 8-bit microcontroller specify what you want implemented in the programmable logic using a high-level hardware description language (hdl) simulate your design download your design to the part using a programmer. throughout this data sheet, references are made to the psd211r. in most cases, these references also cover the ZPSD211R and ZPSD211Rv products. exceptions will be noted. also, references to the ZPSD211R will also cover the low-voltage ZPSD211Rv. (again, exceptions will be noted.) use the following table to determine what references cover which product versions: reference psd211r ZPSD211R ZPSD211Rv psd211r or psd x x x psd211r only x non-zpsd x zpsd versions only x x non-v versions x x v versions only or 3 v part only or ZPSD211Rv only x psd211r family 3 prog. port exp. port c pc0?c2 es0 es1 es2 es3 es4 es5 es6 es7 prog. control signals a19/csi reset wr/r/w rd/e ale/as psen pad a reset wr ale/as rd pad b a11?15 prog. port exp. port b pb0?b7 prog. port exp. port a pa0?a7 a19/csi reset ale/as a19/csi a8?10 wr rd ale/as l a t c h l a t c h a8?15 ad0?d7 d0?7 13 p.t. 27 p.t. logic in eprom 256kb a16?18 cs8?s10 cs0?s7 a0?7 csioport prog. chip configuration figure 1. psd211r family architecture psd211r family 4 3.0 key features o low cost programmable microcontroller peripheral o 256kb of uv eprom with the following features: configurable as 32 k x 8 divided into eight equally-sized mappable blocks for optimized address mapping as fast as 70 ns access time, which includes address decoding o 19 i/o pins that can be individually configured for : microcontroller i/o port expansion programmable address decoder (pad) i/o latched address output o two programmable arrays (pad a and pad b) replace your discrete pld or decoder and have the following features: up to 13 inputs and 24 outputs 36 product terms (9 for pad a and 27 for pad b) ability to decode up to 1 mb of address o microcontroller logic that eliminates the need for external ?lue logic?has the following features: ability to interface to multiplexed buses built-in address latches for multiplexed address/data bus ale and reset polarity are programmable (reset polarity not programmable on v-versions) multiple configurations are possible for interface to many different microcontrollers o programmable power management with standby current as low as 1? (v versions only) cmiser bit?rogrammable option to reduce ac power consumption in memory turbo bit (zpsd only)?rogrammable bit to reduce ac and dc power consumption in the pads o built-in security locks the device and pad decoding configuration o wide operating voltage range v-versions: 2.7 to 5.5 volts others: 4.5 to 5.5 volts o available in a variety of packaging (44-pin pldcc, cldcc, and pqfp) o simple, menu-driven software (psdsoft) allows configuration and design entry on a pc. psd211r family 5 4.0 psd211r family feature summary use the following table to determine which psd product will fit your needs. refer back to this page whenever there is confusion as to which part has what features. o motorola family: 68hc11, 68hc05c0 o intel family : 80c31, 80c51, 80c188, 80c198 o philips family: 80c31 and 80c51 based mcus o zilog: z8 typical # pld eprom turbo standby part inputs size voltage bit current psd211r 13 256 kb 5 v 50 ? ZPSD211R 13 256 kb 5 v x 10 ? ZPSD211Rv 13 256 kb 3 v/5 v x 1 ? table 1. psd211r product summary 5.0 partial listing of microcontrollers supported o telecommunications: cellular phone digital pbx digital speech fax digital signal processing (dsp) o portable industrial equipment : industrial control measurement meters data recorders security and access control o medical instrumentation: hearing aids monitoring equipment diagnostic tools 6.0 applications note: the low power version of the ZPSD211R (the ZPSD211Rv) can only accept an active-low level reset input. portable and battery-powered systems have recently become major embedded control application segments. as a result, the demand for electronic components having extremely low power consumption has increased dramatically. recognizing this trend, wsi, inc. developed a new lower power psd part, denoted ZPSD211R. the z stands for zero-power because zpsd products virtually eliminate the dc component of power consumption, reducing it to standby levels. virtual elimination of the dc component is the basis for the words ?ero-power?in the zpsd name. zpsd products also minimize the ac power component when the chip is changing states. the result is a programmable microcontroller peripheral family that replaces discrete circuit components, while drawing less power. 7.0 zpsd background psd211r family 6 7.0 zpsd background (cont.) 7.1 integrated power management tm operation upon each address or logic input change to the zpsd, the device powers up from low power standby for a short time. then the zpsd consumes only the necessary power to deliver new logic or memory data to its outputs as a response to the input change. after the new outputs are stable, the zpsd latches them and automatically reverts back to standby mode. the i cc current flowing during standby mode and during dc operation is identical and is only a few microamperes. the zpsd automatically reduces its dc current drain to these low levels and does not require controlling by the csi (chip select input). disabling the csi pin unconditionally forces the zpsd to standby mode independent of other input transitions. the only significant power consumption in the zpsd occurs during ac operation. the zpsd contains the first architecture to apply zero-power techniques to memory and logic blocks. figure 2 compares zpsd zero power operation to the operation of a discrete solution. a standard microcontroller (mcu) bus cycle usually starts with an ale (or as) pulse and the generation of an address. the zpsd detects the address transition and powers up for a short time. the zpsd then latches the outputs of the pad and eprom to the new values. after finishing these operations, the zpsd shuts off its internal power, entering standby mode. the time taken for the entire cycle is less than the zpsd s ?ccess time. the zpsd will stay in standby mode while its inputs are not changing between bus cycles. in an alternate system implementation using discrete eprom, and other discrete components, the system will consume operating power during the entire bus cycle. this is because the chip select inputs on the memory devices are usually active throughout the entire cycle. the ac power consumption of the zpsd may be calculated using the composite frequency of the mcu address and control signals, as well as any other logic inputs to the zpsd. ale discrete eprom & logic address eprom access eprom access eprom access i cc zpsd zpsd zpsd time figure 2. zpsd power operation vs. discrete implementation psd211r family 7 name type description this pin is for 8031 or compatible mcus that use psen to separate program space from data space. in this case, psen is used for reads from the eprom. psen i notes: 1) if your mcu does not output a psen signal, pull up this pin to v cc . 2) in programming mode, this pin is pulsed between v pp and 0 v. the following control signals can be connected to this port, based on wr/v pp your mcu (and the way you configure the psd in psdsoft): or i 1. wr active-low write pulse. r/w/v pp 2. r/w active-high read/active-low write input. note: in programming mode, this pin must be tied to v pp . the following control signals can be connected to this port, based on rd/e i your mcu (and the way you configure the psd in psdsoft): 1. rd active-low read input. 2. e e clock input. the following control signals can be connected to this port: 1. csi-active-low chip select input. if your mcu supports a chip select output, and you want the psd to save power when not a19/csi i selected, use this pin as a chip select input. 2. if you don? wish to use the csi feature, you may use this pin as an additional input (logic or address) to the pad. a19 can be latched with ale/as, or be a transparent logic input. psd211r/ZPSD211R: this pin is user-programmable and can be configured to reset on a high- or low-level input. reset must be applied for at least 100 ns. reset i ZPSD211Rv: this pin is not configurable, and the chip will only reset on an active-low level input. reset must be applied for at least 500 ns, and no operations may take place for an additional 500 ns minimum. (see figure 8.) ale/as i connect ale or as to this pin. the polarity of this pin is configurable. the trailing edge of ale/as latches all multiplexed address inputs. pa0 pa1 pa2 these pins make up port a. these port pins are configurable, and pa3 i/o can have the following functions: (see figure 5) pa4 1. mcu i/o in this mode, the direction of the pin is defined by its pa5 direction bit, which resides in the direction register. pa6 2. latched address output. pa7 pb0 these pins make up port b. these port pins are configurable, and pb1 can have the following functions: (see figure 6) pb2 1. mcu i/o in this mode, the direction of the pin is defined by its pb3 i/o direction bit, which resides in the direction register. pb4 2. chip select output each of pb0-3 has four product terms pb5 available per pin, while pb4-7 have 2 product terms each. pb6 see figure 4. pb7 legend: the type column abbreviations are: i = input only; i/o = input/output; p = power. table 2. psd211r pin descriptions table 1. psd211r pin descriptions (cont.) psd211r family 8 name type description these pins make up port c. these port pins are configurable, and can have the following functions (see figure 7): 1. pad input?hen configured as an input, a bit individually pc0 becomes an address or a logic input, depending on your psdsoft pc1 i/o design file. when declared as an address, the bits are latched pc2 with ale/as. 2. pad output when configured as an output (i.e. there is an equation written for it in your psdsoft design file), there is one product term available to it. ad0 ad1 ad2 these pins are the multiplexed, low-order address/data byte ad3 i/o (ad0-ad7). as inputs, address information is latched by the ale/as ad4 signal and used internally by the psd. the pins also serve as mcu ad5 data bus inputs or outputs, depending on the mcu control signals ad6 (rd, wr, etc.). ad7 a8 a9 a10 a11 i/o these pins are the high-order address inputs (a8-a15). a12 a13 a14 a15 gnd p ground pin v cc p supply voltage input. legend: the type column abbreviations are: i = input only; i/o = input/output; p = power. port configurations a i/o or low-order (latched) address lines b i/o and/or cs0?s7 c a16-a18 or cs8-cs10 psd211r family 9 the psd211r operates in 8-bit address/data mode, enabling it to interface directly to a variety of 8-bit multiplexed microcontrollers. it works as follows: the address/data bus (ad0-ad7) is bi-directional and permits the latching of the address when the ale/as signal is active. on the same pins, the data is read from or written to the device, depending on the state of the control signals (wr, rd, etc.). you should connect your mcu according to the following figure. ports a through c can be configured according to table 3, below. your 8-bit mcu psd211r pa pb pc ad0 -ad7 i /o or a0 - a7 a8 -a15 ale/as psen r/ w or wr rd/e a19 / csi reset a16-a18 1 i /o or cs0 - cs7 cs8 - cs10 or figure 3. connecting a psd211r to an 8-bit multiplexed-bus mcu 8.0 operating mode table 3. bus and port configuration options 9.0 programmable address decoder (pad) note: 1. connect a16-a18 to port c if your mcu outputs more than 16 bits of address. the psd211r contains two programmable arrays, referred to as pad a and pad b (figure 4). pad a is used to generate chip select signals derived from the input address to the internal eprom blocks and i/o ports. pad b outputs to ports b and c for off-chip usage. pad b can also be used to extend the decoding to select external devices or as a random logic replacement. pad a and pad b receive the same inputs. the pad logic is configured by psdsoft based on the designer s input. the pad s non-volatile configuration is stored in a re-programmable cmos eprom. windowed packages are available for erasure by the user. see table 4 for a list of pad a and pad b functions. notes: 1. csi is a power-down signal. when high, the pad is in stand-by mode and all its outputs become non-active. see tables 7a and 7b. 2. reset deselects all pad output signals. see tables 8a and 8b. 3. a18, a17, and a16 are internally multiplexed with cs10, cs9, and cs8, respectively. either a18 or cs10, a17 or cs9, and a16 or cs8 can be routed to the external pins of port c. port c can be configured as either input or output. ale or as wr or r/w a19 a18 a17 a16 a15 a14 a13 a12 a11 es0 es1 es2 es3 es4 es5 es6 es7 csioport cs0/pb0 cs1/pb1 cs2/pb2 cs3/pb3 cs4/pb4 cs5/pb5 cs6/pb6 cs7/pb7 cs8/pc0 cs9/pc1 cs10/pc2 rd/e 8 eprom block select lines csi reset i/o base address pad b pad a psd211r family 10 figure 4. pad description programmable address decoder (pad) psd211r family 11 function pad a and pad b inputs in csi mode (when high), pad deselects all of its outputs and enters a a19/csi power-down mode (see tables 7a and 7b). in a19 mode, it is another input to the pad. a16?18 these are general purpose inputs from port c. see figure 4, note 3. a11?15 these are address inputs. rd/e this is the read pulse or enable strobe input. wr or r/w this is the write pulse or r/w select signal. ale/as this is the ale or as input to the chip. reset this deselects all outputs from the pad; it can not be used in product term equations. see tables 8a and 8b. pad a outputs these are internal chip-selects to the 8 eprom banks. each bank can es0?s7 be located on any boundary that is a function of one product term of the pad address inputs. this internal chip-select selects the i/o ports. it can be placed on any csioport boundary that is a function of one product term of the pad inputs. see table 5. pad b outputs cs0 cs3 these chip-select outputs can be routed through port b. each of them is a function of up to four product terms of the pad inputs. cs4 cs7 these chip-select outputs can be routed through port b. each of them is a function of up to two product terms of the pad inputs. cs8 cs10 these chip-select outputs can be routed through port c. see figure 4, note 3. each of them is a function of one product term of the pad inputs. table 4. psd211r pad a and pad b functions programmable address decoder (pad) (cont.) psd211r family 12 10.0 i/o port functions the psd211r has three i/o ports (ports a, b, and c) that are configurable at the bit level. this permits great flexibility and a high degree of customization for specific applications. the next section describes the control registers for the ports. following that are sections that describe each port. figures 5 through 7 show the structure of ports a through c, respectively. note: any unused inputs should be connected directly to ground or pulled up to v cc (using a 10k to 100k resistor). 10.1 csioport registers control of the ports is primarily handled through the csioport registers. there are 24 bytes in the address space, starting at the base address labeled csioport. since the psd211r uses internal address lines a15-a11 for decoding, the csioport space will occupy 2 kbytes of memory, on a 2 kbyte boundary. this resolution can be improved to reduce wasted address space by connecting lower order address lines (a10 and below) to port c. using this method, resolution down to 256 kbytes may be achieved. the csioport space must be defined in your psdsoft design file . the following tables list the registers located in the csioport space. table 5. csioport registers for 8-bit data busses note: 1. zpsd only. offset (in hex) type of from csioport access register name base address allowed port a pin register +2 read port a direction register +4 read/write port a data register +6 read/write port b pin register +3 read port b direction register +5 read/write port b data register +7 read/write power management register (note 1) +10 read/write 10.2 port a (pa0-pa7) mcu i/o mode the default configuration of port a is mcu i/o. in this mode, every pin can be set (at run-time) as an input or output by writing to the respective pin s direction flip-flop (dir ff, figure 5). as an output, the pin level can be controlled by writing to the respective pin s data flip-flop (dff, figure 5a). the pin register can be read to determine logic level of the pin. the contents of the pin register indicate the true state of the psd driving the pin through the dff or an external source driving the pin. 13 psd211r 10.0 i/o port functions (cont.) 10.2 port a (pa0-pa7) (cont.) latched address output mode alternatively, any bit(s) of port a can be configured to output a low-order demultiplexed address bus bit. the address is provided by the internal psd address latch, which latches the address on the trailing edge of ale/as. port a then outputs the desired demultiplexed address bits. this feature can eliminate the need for an external latch (for example: 74ls373) if you have devices that require low-order latched address bits. although any pin of port a may output an address signal, the pin is position-dependent. in other words, pin pa0 of port a may only pass a0, pa1 only a1, and so on. the control registers of port a are located in csioport space; see table 5. each pin of port a can be individually configured. the following table summarizes what the control registers (in csioport space) for port a do: note: 1. default value is the value after reset. default value register name 0 value 1 value (note 1) port a pin register sampled logic level sampled logic level x at pin = ? at pin = ? port a direction register pin is configured pin is configured 0 as input as output port a data register data in dff = ? data in dff = ? 0 figure 5. port a pin structure read pin port a pin enable latched addr out mcu i/o out read data write data ale read dir write dir reset ck d r g d r d ck r i n t e r n a l a d d r / d a t a b u s a d 0 / a d 7 dff latch dir ff control mux psd211r family 14 figure 6. port b pin structure read pin read data port b pin mcu i/o out write data ck d r dff enable mux csn control dir ff d ck r write dir reset read dir i n t e r n a l i n t e r n a l c s o u t d a t a b u s b u s c s 0 7 d 8 d 1 5 10.0 i/o port functions (cont.) 10.3 port b (pb0-pb7) mcu i/o mode the default configuration of port b is mcu i/o. in this mode, every pin can be set (at run-time) as an input or output by writing to the respective pin s direction flip-flop (dir ff, figure 6). as an output, the pin level can be controlled by writing to the respective pin s data flip-flop (dff, figure 6). the pin register can be read to determine logic level of the pin. the contents of the pin register indicate the true state of the psd driving the pin through the dff or an external source driving the pin. chip select output alternatively, each bit of port b can be configured to provide a chip-select output signal from pad b. pb0-pb7 can provide cs0-cs7, respectively. the functionality of these pins is not limited to chip selects only; they can be used for generic combinatorial logic as well. each of the cs0-cs3 signals is comprised of four product terms, and each of the cs4-cs7 signals is comprised of two product terms. the control registers of port b are located in csioport space; see table 5. each pin of port b can be individually configured. the following table summarizes what the control registers (in csioport space) for port b do: note: 1. default value is the value after reset. default value register name 0 value 1 value (note 1) port b pin register sampled logic level sampled logic level x at pin = ? at pin = ? port b direction register pin is configured pin is configured 0 as input as output port b data register data in dff = ? data in dff = ? 0 psd211r family 15 10.0 i/o port functions (cont.) 10.4 port c (pc0-pc2) each pin of port c (figure 7) can be configured as an input to pad a and pad b, or as an output from pad b. as inputs, the pins are referenced as a16-a18. although the pins are given this reference, they can be used for any address or logic input. [for example, a8-a10 could be connected to those pins to improve the resolution (boundaries) of cs0-cs7 to 256 bytes.] how they are defined in the psdsoft design file determines: whether they are address or logic inputs whether the input is transparent or latched by the trailing edge of ale/as. notes: 1) if the inputs are addresses, they are routed to pad a and b, and can be used in any or all pad equations. 2) if the inputs are logic, they are routed to pad b and can be used for boolean equations that are implemented in any or all of the cs0-cs10 pad b outputs. 3) if port c pins are configured as inputs, they can not be individually configured as address or logic and latched or transparent. they must be configured as a group to be address or logic and latched or transparent. alternately, pc0-pc2 can become cs8-cs10 outputs, respectively, providing the user with more external chip-select pad outputs. each of the signals (cs8-cs10) is comprised of one product term. figure 7. port c (pc0-pc2) pin structure cs8 / cs9 / c s10 from pad to pad a16/a17/a18 latched address input qd en logic input d e m u x address in or chip select out input or output set by psdsoft 2 psdsoft 2 port c i/o 1 (pc0 / p c1/ p c2) ale notes: 1. port c pins can be individually configured as inputs or outputs, but not both. 2. psdsoft sets this configuration prior to run-time based on your psdsoft design file. psd211r family 16 11.0 psd memory the following sections explain the eprom memory block and how to program and erase the psd211r. 11.1 eprom for all psd211r devices, the eprom is built using zero-power technology. this means that the eprom powers up only when the address changes. it consumes power for the necessary time to latch data on its outputs. after this, it powers down and remains in standby mode until the next address change. this happens automatically, and the designer has to do nothing special. the 32k x 8 eprom is divided into eight equal-sized banks. each bank can be placed in any address location by programming the pad. bank0-bank7 are selected by pad a outputs es0-es7, respectively. there is one product term for each bank select (esi). 11.2 programming and erasure programming the device can be done using the following methods: wsi s main programmer?sdpro?hich is accessible through a parallel port. wsi s programmer used specifically with the psd211r?ep300. wsi s discontinued programmer?agic pro. a 3rd party programmer, such as data i/o. information for programming the device is available directly from wsi. please contact your local sales representative. also, check our web site (waferscale.com) for information related to 3rd party programmers. upon delivery from wsi, or after each erasure (using windowed part), the psd211r device has all bits in the pad and eprom in the hi state (logic 1). the configuration bits are in the lo state (logic 0). to clear all locations of their programmed contents (assuming you have a windowed version), expose the windowed device to an ultra-violet (uv) light source. a dosage of 30 w second/cm 2 is required for psd211r devices, and 40 w second/cm 2 for low-voltage (v suffix) devices. this dosage can be obtained with exposure to a wavelength of 2537 ? and intensity of 12000 ?/cm 2 for 40 to 45 minutes for the psd211r and 55 to 60 minutes for the low-voltage (v suffix) devices. the device should be approximately 1 inch (2.54 cm) from the source, and all filters should be removed from the uv light source prior to erasure. the psd211r devices will erase with light sources having wavelengths shorter than 4000 ?. however, the erasure times will be much longer than when using the recommended 2537 ? wavelength. note: exposure to sunlight will eventually erase the device. if used in such an environment, the package window should be covered with an opaque substance. 12.0 control signals consult your mcu data sheet to determine which control signals your mcu generates, and how they operate. this section is intended to show which control signals should be connected to what pins on the psd211r. you will then use psdsoft to configure the psd211r, based on the combination of control signals that your mcu outputs, for example rd, wr, and psen. the psd211r is compatible with the following control signals: ale or as (polarity is programmable) wr or r/w rd/e psen a19/csi reset (polarity is programmable except on low voltage versions with the v suffix). psd211r family 17 12.0 control signals (cont.) 12.1 ale or as connect the ale or as signal from your mcu to this pin where applicable, and program the polarity using psdsoft. the trailing edge (when the signal goes inactive) of ale or as latches the address on the appropriate address pins. 12.2 wr or r/w your mcu should output a stand-alone write signal (wr) or a multiplexed read/write signal (r/w). in either case, the signal should be connected to this pin. 12.3 rd/e your mcu should output either rd or e (clock). in either case, connect the appropriate signal to this pin. note: if you have an mcu that outputs ds, it will not be compatible with the psd211r, and you must use a psd3xx family device. 12.4 psen o if your mcu does not output psen (or some program select enable equivalent signal), tie this pin to vcc (through a series resistor), and skip to the next signal. o if you use an 8-bit 8031 compatible mcu that outputs a separate signal when accessing program space, such as psen, connect it to this pin. you would then use psdsoft to configure the eprom in the psd211r to respond to psen only or psen and rd. if you have an 8031 compatible mcu, refer to the ?rogram/data space and the 8031?section for further information. 12.5 a19/csi this pin is configured using psdsoft to be either a chip select for the entire psd device or an additional pad input. if your mcu can generate a chip-select signal, and you wish to save power, use the psd chip select feature. otherwise, use this pin as an address or logic input. o when configured as csi (active-low psd chip select): a low on this pin keeps the psd in normal operation. however, when a high is detected on the pin, the psd enters power-down mode. see tables 7a and 7b for information on signal states during power-down mode. see section 16 for details about the reduction of power consumption. o when configured as a19, the pin can be used as an additional input to the pads. it can be used for address or logic. it can also be ale/as dependent or a transparent input, which is determined by your psdsoft design file. in a19 mode, the psd is always enabled. port configuration mode(s) state ad0?d15 all input (hi-z) port pins pa0?a7 mcu i/o unchanged latched address out logic 1 mcu i/o unchanged port pins pb0?b7 chip select outputs, cs0?s7, cmos logic 1 chip select outputs, cs0?s7, open drain hi-z port pins pc0?c2 address or logic inputs, a16-a18 input (hi-z) chip select outputs, cs8?s10, cmos only logic 1 table 7a. signal states during power-down mode psd211r family 18 12.0 control signals (cont.) internal signal state component internal signal during power-down pad a and pad b cs0?s10 logic 1 (inactive) csioport, es0?s7 logic 0 (inactive) all registers in csioport address n/a space, including: 3 direction 3 data all unchanged 3 pmr (turbo bit, zpsd only) table 7b. internal states during power-down note: n/a = not applicable 12.6 reset input this is an asynchronous input to initialize the psd device. refer to tables 8a and 8b for information on device status during and after reset. the standard-voltage psd211r and ZPSD211R (non-v) devices require a reset input. in this case, the reset input must be asserted for at least 100 nsec. the psd will be functional immediately after reset is de-asserted. for these standard-voltage devices, the polarity of the reset input signal is programmable using psdsoft (active-high or active-low), to match the functionality of your mcu reset. note: it is not recommended to drive the reset input of the mcu and the reset input of the psd with a simple rc circuit between power on ground. the input threshold of the mcu and the psd devices may differ, causing the devices to enter and exit reset at different times because of slow ramping of the signal. this may result in the psd not being opera- tional when accessed by the mcu. it is recommended to drive both devices actively. a supervisory device or a gate with hysteresis is recommended. for low-voltage ZPSD211Rv devices only, the reset input must be asserted for at least 500 nsec. the ZPSD211Rv will not be functional for an additional 500 nsec after reset is de-asserted (see figure 8). these low voltage ZPSD211Rv devices require an active-low polarity signal for reset. unlike the psd211r, the polarity of the reset input is not programmable for the ZPSD211Rv. if your mcu operates with an active high reset, you must invert this signal before driving the ZPSD211Rv reset input. you must design your system to ensure that the psd comes out of reset and the psd is active before the mcu makes its first access to psd memory. depending on the characteristics and speed of your mcu, a delay between the psd reset and the mcu reset may be needed. psd211r family 19 12. control signals (cont.) signal state just signal state after reset port configured mode of operation during reset (note 1) ad0/a0- all input (hi-z) mcu address ad15/a15 and/or data mcu i/o input (hi-z) input (hi-z) port pins psd211r, logic 0 mcu address pa0-pa7 latched address out ZPSD211R ZPSD211Rv hi-z mcu address mcu i/o input (hi-z input (hi-z) chip select outputs, psd211r, logic 1 per cs equations port pins cs0-cs7, cmos ZPSD211R pb0-pb7 ZPSD211Rv hi-z per cs equations chip select outputs, psd211r, hi-z per cs equations cs0-cs7, open drain ZPSD211R ZPSD211Rv hi-z per cs equations address or logic inputs, a16-a18 input (hi-z) input (hi-z) port pins chip select outputs, psd211r, logic 1 per cs equations pc0-pc2 cs8-cs10, cmos ZPSD211R ZPSD211Rv hi-z per cs equations table 8a. external psd signal states during and just after reset note: 1. signal is valid immediately after reset for non-v devices. ZPSD211Rv devices need an additional 500 nsec after reset before signal is valid. internal internal signal signal state state during during component internal signal reset power-down cs0-cs10 logic 1 (inactive) per cs equations pad a and pad b csioport, per equations es0-es7 logic 0 (inactive) for each internal signal all registers in csioport n/a address space, including: 3 direction logic 0 in all bit of logic 0 until 3 data all registers changed by mcu 3 pmr (turbo bit, zpsd only) table 8b. internal psd signal states during and just after reset note: n/a = not applicable reset low v ih reset high ZPSD211R(v) is operational 500 ns 500 ns v il figure 8. the required reset cycle for ZPSD211Rv devices only. psd211r family 20 13.0 program/data space and the 8031 figure 9. combined address space internal oe oe cs cs rd address psen i/o ports pad eprom figure 10. 8031-compatible separate code and data address spaces internal oe oe cs cs rd address psen i/o ports pad eprom this section only applies to users who have an 8031 or compatible mcu that outputs a signal such as psen when accessing program space. if this applies to you, be aware of the following: the psd211r can be configured using psdsoft such that the eprom is either 1) accessed by psen only (figure 10); or 2) accessed by psen or rd (figure 9). the default is psen only unless changed in psdsoft. psd211r family 21 14.0 system applications in figure 11, the psd211r is configured to interface with intel s 80c31, which is a 16-bit address/8-bit data bus microcontroller. its data bus is multiplexed with the low-order address byte. the 80c31 uses signals rd to read from data memory and psen to read from code memory. it uses wr to write into the data memory. it also uses active high reset and ale signals. only the necessary connections are shown. figure 11. interface with intel s 80c31 microcontroller 31 19 18 9 12 13 14 15 1 2 3 4 5 6 7 8 23 24 25 26 27 28 29 30 31 32 33 35 36 37 38 39 22 2 1 13 3 p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 p0.6 p0.7 p2.0 p2.1 p2.2 p2.3 p2.4 p2.5 p2.6 p2.7 rd wr psen ale txd rxd pa0 pa1 pa2 pa3 pa4 pa5 pa6 pa7 pb0 pb1 pb2 pb3 pb4 pb5 pb6 pb7 pc0 pc1 pc2 a19/csi 39 38 37 36 35 34 33 32 21 22 23 24 25 26 27 28 17 16 29 30 11 10 21 20 19 18 17 16 15 14 11 10 9 8 7 6 5 4 40 41 42 43 ea/vp x1 x2 reset int0 int1 t0 t1 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 p1.6 p1.7 ad0/a0 ad1/a1 ad2/a2 ad3/a3 ad4/a4 ad5/a5 ad6/a6 ad7/a7 ad8/a8 ad9/a9 ad10/a10 ad11/a11 ad12/a12 ad13/a13 ad14/a14 ad15/a15 rd wr/v pp psen ale reset gnd psd211r 80c31 reset 34 12 v cc 44 0.1? note: reset to the psd211r must be the output of a reset chip or buffer. if reset to the 80c31 is the output of an rc circuit, a separate buffered rc reset to the psd211r (shorter than the 80c31 rc reset) must be provided to avoid a race condition. psd211r family 22 in figure 12, the psd211r is configured to interface with motorola s 68hc11, which is a 16-bit address/8-bit data bus microcontroller. its data bus is multiplexed with the low-order address byte. the 68hc11 uses e and r/w signals to derive the read and write strobes. it uses the term as (address strobe) for the address latch pulse. reset is an active low signal. only the necessary connections are shown. figure 12. interface with motorola s 68hc11 microcontroller 20 21 22 23 24 25 43 45 47 49 44 46 48 50 34 33 32 31 30 29 28 27 52 51 23 24 25 26 27 28 29 30 31 32 33 35 36 37 38 39 22 2 13 3 1 pc0 pc1 pc2 pc3 pc4 pc5 pc6 pc7 pb0 pb1 pb2 pb3 pb4 pb5 pb6 pb7 e r/w as reset xirq irq modb moda pa0 pa1 pa2 pa3 pa4 pa5 pa6 pa7 pb0 pb1 pb2 pb3 pb4 pb5 pb6 pb7 pc0 pc1 pc2 a19/csi 9 10 11 12 13 14 15 16 42 41 40 39 38 37 36 35 5 6 4 17 18 19 2 3 21 20 19 18 17 16 15 14 11 10 9 8 7 6 5 4 40 41 42 43 pd0 pd1 pd2 pd3 pd4 pd5 pe0 pe1 pe2 pe3 pd4 pe5 pe6 pe7 pa0 pa1 pa2 pa3 pa4 pa5 pa6 pa7 vrh vrl ad0/a0 ad1/a1 ad2/a2 ad3/a3 ad4/a4 ad5/a5 ad6/a6 ad7/a7 ad8/a8 ad9/a9 ad10/a10 ad11/a11 ad12/a12 ad13/a13 ad14/a14 ad15/a15 e r/w/v pp as reset psen gnd psd211r 34 12 v cc v cc 68hc11 xtal extal 44 0.1? reset 14.0 system applications (cont.) psd211r family 23 15.0 security mode security mode in the psd211r locks the contents of pad a, pad b, and all the configuration bits. the eprom and i/o contents can be accessed only through the pad. the security mode must be set by psdsoft prior to run-time. the security bit can only be erased on the uv parts using a full-chip erase. if security mode is enabled, the contents of the psd211r can not be uploaded (copied) on a device programmer. 16.0 power management psds from all 211r families use zero-power memory techniques that place memory into standby mode between mcu accesses. the memory becomes active briefly after an address transition, then delivers new data to the outputs, latches the outputs, and returns to standby. this is done automatically and the designer has to do nothing special to benefit from this feature. in addition to the benefits of zero-power memory technology, there are ways to gain additional savings. the following factors determine how much current the entire psd device uses: use of csi (chip select input) setting of the cmiser bit setting of the turbo bit (zpsd only) the number of product terms used in the pad the composite frequency of the input signals to the pad the loading on i/o pins. the total current consumption for the psd is calculated by summing the currents from memory, pad logic, and i/o pins, based on your design parameters and the power management options used. 16.1 csi input driving the csi pin inactive (logic 1) disables the inputs of the psd and forces the entire psd to enter power-down mode, independent of any transition on the mcu bus (address and control) or other psd inputs. during this time, the psd device draws only standby current (micro-amps). alternately, driving a logic 0 on the csi pin returns the psd to normal operation. see tables 7a and 7b for information on signal states during power-down mode. the csi pin feature is available only if enabled in the psdsoft configuration utility. 16.2 cmiser bit in addition to power savings resulting from the zero-power technology used in the memory, the cmiser feature saves even more power under certain conditions. savings are significant when the psd is configured for an 8-bit data path because the cmiser feature turns off half of the array when memory is being accessed (the memory is divided internally into odd and even arrays). see the dc characteristics table for current usage related to the cmiser bit. you should keep the following in mind when using this bit: setting of this bit is accomplished with psdsoft at the design stage, prior to run-time. memory access times are extended by 10 nsec for standard voltage (non-v) devices, and 20 nsec for low voltage (v) devices. psd211r family 24 16. power management (cont.) 16.3 turbo bit (zpsd only) the turbo bit is controlled by the mcu at run-time and is accessed through bit zero of the power management register (pmr). the pmr is located in csioport space at offset 10h. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 * *** *** turbo bit 1= off 1= off 1= off 1= off 1= off 1= off 1= off 1= off power management register (pmr) * future configuration bits are reserved and should be set to one when writing to this register. the default value at reset of all bits in the pmr is logic 0, which means the turbo feature is enabled. the pad logic (pad a and pad b) of the psd will operate at full speed and full power. when the turbo bit is set to logic 1, the turbo feature is disabled. when disabled, the pad logic will draw only standby current (micro-amps) while no pad inputs change. whenever there is a transition on any pad input (including mcu address and control signals), the pad logic will power up and will generate new outputs, latch those outputs, then go back to standby mode. keep in mind that the signal propagation delay through the pad logic increases by 10 nsec for non-v devices, and 20 nsec for v devices while in non-turbo mode. use of the turbo bit does not affect the operation or power consumption of memory. tremendous power savings are possible by setting the turbo bit and going into non-turbo mode. this essentially reduces the dc power consumption of the pad logic to zero. it also reduces the ac power consumption of pad logic when the composite frequency of all pad inputs change at a rate less than 40 mhz for non-v devices, and less than 20 mhz for v devices. use figures 13 and 14 to calculate ac and dc current usage in the pad with the turbo bit on and off. you will need to know the number of product terms that are used in your design and you will have to calculate the composite frequency of all signals entering the pad logic. 16.4 number of product terms in the pad logic the number of product terms used in your design relates directly to how much current the pads will draw. therefore, minimizing this number will be in your best interest if power is a concern for you. basically, the amount of product terms your design will use is based on the following (see figure 4): each of the eprom block selects, es0-es7 uses one product term (for a total of 8). the csioport select uses one product term. port b, pins pb0-pb3 are allocated four product terms each if used as outputs. port b, pins pb4-pb7 are allocated two product terms each if used as outputs. port c, pins pc0-pc2 are allocated one product term each if used as outputs. given the above product term allocation, keep the following three points in mind when calculating the total number of product terms your design will require: 1) the eprom block selects and csioport select will use a product term whether you use these blocks or not. this means you start out with 9 product terms, and go up from there. 2) for port b, if you use a pin as an output and your logic equation requires only one product term, you still have to include all the available product terms for that pin for power consumption, even though only one product term is specified. for example, if the output equation for pin pb0 uses just one product term, you will have to count pb0 as contributing four product terms to the overall count. with this in mind, you should use port c for the outputs that only require one product term and pb4-7 for outputs that require two product terms. use pins pb0-3 if you need outputs requiring more than two product terms or you have run out of outputs. 3) the following psd functions do not consume product terms: mcu i/o mode, latched address output, and pad inputs (logic or address). psd211r family 25 16.0 power management (cont.) 16.5 composite frequency of the input signals to the pad logic the composite frequency of the input signals to the pads is calculated by considering all transitions on any pad input signal (including the mcu address and control inputs). once you have calculated the composite frequency and know the number of product terms used, you can determine the total ac current consumption of the pad by using figure 13 or figure 14. from the figures, notice that the dc component (f = 0 mhz) of pad current is essentially zero when the turbo feature is disabled, and that the ac component increases as frequency increases. when the turbo feature is disabled, the pad logic can achieve low power consumption by becoming active briefly, only when inputs change. for standard voltage (non-v) devices, the pad logic will stay active for 25 nsec after it detects a transition on any input. if there are more transitions on any pad input within the 25 nsec period, these transitions will not add to power consumption because the pad logic is already active. this effect helps reduce the overall composite frequency value. in other words, narrowly spaced groups of transitions on input signals may count as just one transition when estimating the composite frequency. note that the ?nee?frequency in figure 13 is 40 mhz, which means that the pad will consume less power only if the composite frequency of all pad inputs is less than 40 mhz. when the composite frequency is above 40 mhz, the pad logic never gets a chance to shut down (inputs are spaced less than 25 nsec) and no power savings can be achieved. figure 14 is for low-voltage devices in which the ?nee?frequency is 20 mhz. take the following steps to calculate the composite frequency: 1) determine your highest frequency input for either pad a or pad b. 2) calculate the period of this input and use this period as a basis for determining the composite frequency. 3) examine the remaining pad input signals within this base period to determine the number of distinct transitions. 4) signal transitions that are spaced further than 25 nsec apart count as a distinct transition (50 nsec for low-voltage v devices). signal transitions spaced closer than 25 nsec count as the same transition. 5) count up the number of distinct transitions and divide that into the value of the base period. 6) the result is the period of the composite frequency. divide into one to get the composite frequency value. unfortunately, this procedure is complicated and usually not deterministic since different inputs may be changing in various cycles. therefore, we recommend you think of the situation that has the most activity on the inputs to the pld and use this to calculate the composite frequency. then you will have a number that represents your best estimate at the worst case scenario. since this is a complicated process, the following example should help. example composite frequency calculation suppose you had the following circuit: 80c31 (12 mhz crystal) ZPSD211R pa pb pc ad0-ad7 latched address output (la0 - la7) a8-a16 ale rd wr psen csi 3 inputs: int, sel, rdy 6 mcu i/o outputs 3 chip-select outputs psd211r family 26 16.0 power management (cont.) all the inputs shown, except csi, go to the pad logic. these signals must be taken into consideration when calculating the composite frequency. before we make the calculation, let s establish the following conditions: the input with the highest frequency is ale, which is 2 mhz. so our base period is 500 nsec for this example. only the address information from the multiplexed signals ad0-ad7 reach the pad logic because of the internal address latch. signal transitions from data on ad0-ad7 do not reach the pads. the three inputs (int, sel, or rdy) change state very infrequently relative to the 80c31 bus signals. now, lets assume the following is a snapshot in time of all the input signals during a typical 80c31 bus cycle. we?l use a code fetch as an example since that happens most often. one typical 80c31 bus cycle (2 mhz, 500 nsec) ale psen ad0-ad7 a8-a15 int sel rdy four distinct transitions < 25 nsec addr data 1 2 3 the calculation of the composite frequency is as follows: there are four distinct transitions (first four dotted lines) within the base period of 500 nsec. these first four transitions all count toward the final composite frequency. the transition at (1) in the diagram does not count as a distinct transition because it is within 25 nsec of a neighboring transition (use 50 nsec for a ZPSD211Rv device). transition (2) above does not add to the composite frequency because only the internally latched address signals reach the pads, the data signal transitions do not. the transition at (3) just happens to appear in this snapshot, but its frequency is so low that it is not a significant contributor to the overall composite frequency, and will not be used. divide the 500 nsec base period by the four (distinct transitions), yielding 125 nsec. 1/125 nsec = 8 mhz. use 8 mhz as the composite frequency of pad inputs when calculating current consumption. (see the next section for a sample current calculation.) 16.6 loading on i/o pins a final consideration when calculating the current usage for the entire psd device is the loading on i/o pins. all specifications for psd current consumption in this document assume zero current flowing through psd i/o pins (including adio). i/o current is dictated by the individual design implementation, and must be calculated by the designer. be aware that i/o current is a function of loading on the pins and the frequency at which the signals toggle. psd211r family 27 17.0 calculating power conditions part used = ZPSD211R (v cc = 5.0 v) mcu ale clock frequency = 2.0 mhz composite zpld input frequency = 8.0 mhz (see example in above section) % eprom access = 80% % i/o access = 20% % time csi is high (standby mode) = 90% % time csi is low (normal operation mode) = 10% # product terms used (see previous section) = 10 turbo bit = off (turbo mode disabled) cmiser bit = on mcu bus configuration = 8-bit multiplexed bus mode calculation (based on typical ac and dc currents) i cc total = istandby x % time csi is high + [ i cc (ac) + i cc (dc) ] x % time csi is low. = istandby x % time csi is high + [ %eprom access x 0.8 ma/mhz x freq. ale + zpld ac current (figure 13: 10 pts, 8 mhz, non-turbo) ] x % time csi is low. = 10 ? x 0.9 + (0.8 x 0.8 ma/mhz x 2 mhz + 5.0 ma) x 0.1 = 9.0 ? + (1.28 ma + 5.0 ma) x 0.1 = 637 ?, based on the system operating in standby 90% of the time once you have read the ?ower management?section, you should be able to calculate power. the following is a sample power calculation: notes: 1. calculation is based on the assumption that iout = 0 ma (no i/o pin loading). 2. i cc (dc) is zero for all zpsd devices operating in non-turbo mode. 3. 10 product terms: 8 for eprom, 1 for csioport, 1 for cs8 4. the 5% i/o access in the conditions section is when the mcu accesses csioport space. 5. standby mode can also be achieved without using the csi pin. the zpsd device will automatically go into standby while no inputs are changing on any pin, and turbo mode is disabled. psd211r family 28 17.0 calculating power (cont.) 0 0 5 10 15 20 25 30 35 40 45 50 5 10 15 20 25 30 35 40 45 i cc (ma) composite frequency at pad inputs (mhz) 36 pt turbo 36 pt non -turbo 10 pt turbo 10 pt non -turbo figure 13. typical i cc vs. frequency for the pad (v cc = 5 v) 0 0 5 10 15 20 25 2 4 6 8 10 12 14 i cc (ma) composite frequency at pad inputs (mhz) 36 pt turbo 36 pt non -turbo 10 pt turbo 10 pt non -turbo figure 14. typical i cc vs. frequency for the pad (v cc = 3 v) psd211r family 29 figure 17. normalized i cc (ac) (v cc = 3.0 v) figure 18. normalized access time (t6) (v cc = 3.0 v) figure 15. i ol vs. v ol (5 v 10%) figure 16. normalized i cc (dc vs. v cc ) (v cc = 3.0 v) 40 35 30 25 20 15 10 5 0 0.00 0.10 0.20 0.30 0.40 0.50 0.60 0.70 0.80 v ol (v) i ol (ma) temp. = 125? temp. = 25? 3.5 3.0 2.5 2.0 1.5 1.0 0.5 i cc 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 v cc ( v ) 2.7 2.7 2.2 2.0 1.8 1.6 1.4 1.2 1.0 0.8 i cc (ac) 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 v cc ( v ) 2.7 1.1 1.05 1.0 0.95 0.9 0.85 0.8 0.75 0.7 0.65 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 access time v cc ( v ) ZPSD211R(v) ZPSD211R(v) ZPSD211R(v) ZPSD211R(v) psd211r family 30 symbol parameter condition min max unit t stg storage temperature cerdip ?65 + 150 ? plastic ?65 + 125 ? voltage on any pin with respect to gnd ?0.6 + 7 v v pp programming supply voltage with respect to gnd ?0.6 + 14 v v cc supply voltage with respect to gnd ?0.6 + 7 v esd protection > 2000 v range temperature v cc v cc tolerance commercial 0 c to +70? + 3 v 1 , + 5 v 10% industrial 40 c to +85? + 3 v 1 , + 5 v 10% symbol parameter conditions min typ max unit v cc supply voltage psd versions, all speeds 4.5 5 5.5 v v cc supply voltage zpsd v versions only, 2.7 3.0 5.5 v all speeds 18.0 specifications 18.3 recommended operating conditions note: 1. stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. 18.1 absolute maximum ratings 1 note: 1. 3 v available on ZPSD211Rv only. 18.2 operating range symbol parameter conditions typical 2 max unit c in capacitance (for input pins only) v in = 0 v 4 6 pf c out capacitance (for input/output pins) v out = 0 v 8 12 pf c vpp capacitance (for wr/v pp or r/w/v pp )v pp = 0 v 18 25 pf notes: 1. this parameter is only sampled and is not 100% tested. 2. typical values are for t a = 25 c and nominal supply voltages. 18.4 pin capacitance 1 psd211r family 31 notes: 1. cmos inputs: gnd 0.3 v or v cc 0.3v. 2. ttl inputs: v il 0.8 v, v ih 3 2.0 v. 3. i out = 0 ma. 4. csi/a19 is high and the part is in a power-down configuration mode. symbol parameter conditions min typ max unit v cc supply voltage all speeds 4.5 5 5.5 v v ih high-level input voltage 4.5 v < v cc > 5.5 v 2 v cc +.1 v v il low-level input voltage 4.5 v < v cc > 5.5 v 0.5 0.8 v i oh = 20 ?, v cc = 4.5 v 4.4 4.49 v v oh output high voltage i oh = 2 ma, v cc = 4.5 v 2.4 3.9 v output low voltage i ol = 20 ?, v cc = 4.5 v 0.01 0.1 v v ol (see figure 14) i ol = 8 ma, v cc = 4.5 v 0.15 0.45 v ZPSD211R 10 20 ? i sb standby supply current (notes 1,4) psd211r standby supply current 50 100 ? i li input leakage current v ss < v in > v cc ? .1 1 ? i lo output leakage current .45 < v in > v cc ?0 5 10 ? zpld turbo mode = off, f = 0 mhz see i sb ? ZPSD211R zpld turbo mode = on, f = 0 mhz 0.5 1 ma/pt operating suppy current eprom, f = 0 mhz 0 0 ? i cc (dc) sram, f = 0 mhz 0 0 ? (note 3) pld, f = 0 mhz 0.5 1 ma/pt psd211r eprom, f = 0 mhz 0 0 ? operating supply current sram, f = 0 mhz 0 0 ? zpld ac base (see figure 13) fig. 13 1 ma/mhz i cc (ac) eprom access cmiser = on and 8-bit bus mode 0.8 2.0 ma/mhz (note 3) ac adder cmiser = off 1.8 4.0 ma/mhz 18.5 ac/dc characteristics ?psd211r/ZPSD211R (all 5 v devices) psd211r family 32 symbol parameter conditions min typ max unit v cc supply voltage all speeds 2.7 3 5.5 v v ih high-level input voltage 2.7 v < v cc > 5.5 v .7 v cc v cc +.5 v v il low-level input voltage 2.7 v < v cc > 5.5 v 0.5 .3 v cc v i oh = 20 ?, v cc = 2.7 v 2.6 2.69 v v oh output high voltage i oh = 1 ma, v cc = 2.7 v 2.3 2.4 v i ol = 20 ?, v cc = 2.7 v 0.01 0.1 v v ol output low voltage i ol = 4 ma, v cc = 2.7 v 0.15 0.45 v i sb standby supply current v cc = 3.0 v 1 5 a (notes 1,4) i li input leakage current v in = v cc or gnd ? .1 1 ? i lo output leakage current v out = v cc or gnd ? .1 1 a zpld turbo mode= off, f = 0 mhz, v cc = 3.0 v see i sb ? i cc (dc) operating supply current zpld turbo mode= on, (note 3) f = 0 mhz, v cc = 3.0 v 0.17 0.35 ma/pt eprom, f = 0 mhz, v cc = 3.0 v 00 a zpld ac base see figure 14 (v cc = 3.0 v) fig. 14 0.5 ma/mhz cmiser = on and 8-bit bus i cc (ac) eprom access mode (v cc = 3.0 v) 0.4 1 ma/mhz (note 3) ac adder cmiser = off (v cc = 3.0 v) 0.9 1.7 ma/mhz 18.6 ac/dc dc characteristics ZPSD211Rv (3 v devices only) notes: 1. cmos inputs: gnd 0.3 v or v cc 0.3v. 2. ttl inputs: v il 0.8 v, v ih 3 2.0 v. 3. i out = 0 ma. 4. csi/a19 is high and the part is in a power-down configuration mode. psd211r family 33 -70 -90 -15 cmiser symbol parameter on = unit min max min max min max add t1 ale or as pulse width 18 20 40 0 ns t2 address set-up time 5 5 12 0 ns t3 address hold time 7 8 10 0 ns t4 leading edge of read to data active 0 0 0 0 ns t5 ale valid to data valid 80 100 160 10 ns t6 address valid to data valid 70 90 150 10 ns t7 csi active to data valid 80 100 160 10 ns t8 leading edge of read to data valid 20 32 55 0 ns leading edge of read to data valid in t8a 8031-based architecture operating with psen 32 32 55 0 ns and rd in separate mode t9 read data hold time 0 0 0 0 ns t10 trailing edge of read to data high-z 20 35 35 0 ns trailing edge of ale or as to leading edge t11 of write 000 0ns t12 rd, e, psen pulse width 35 45 60 0 ns t12a wr pulse width 18 25 35 0 ns trailing edge of write or read to leading edge t13 of ale or as 555 0ns t14 address valid to trailing edge of write 70 120 150 0 ns t15 csi active to trailing edge of write 80 130 160 0 ns t16 write data set-up time 18 25 30 0 ns t17 write data hold time 5 5 10 0 ns t18 port to data out valid propagation delay 25 28 35 0 ns t19 port input hold time 0 0 0 0 ns t20 trailing edge of write to port output valid 30 35 50 0 ns t21 adi 1 or control to csoi 2 valid 6 20 6 25 6 35 10 ns t22 adi 1 or control to csoi 2 invalid 5 20 5 25 4 35 10 ns t23 latched address outputs, port a 22 22 28 0 ns t30 csi active to csoi 2 active 8 37 9 40 9 50 0 ns t31 csi inactive to csoi 2 inactive 8 37 9 40 9 50 0 ns t32 direct pad input 3 as hold time 0 0 12 0 ns t33 r/w active to e high 18 20 30 0 ns t34 e end to r/w 18 20 30 0 ns t35 as inactive to e high 0 0 0 0 ns t36 address to leading edge of write 18 20 25 0 ns 18.7 timing parameters ? psd211r/ZPSD211R (all 5 v devices) notes: 1. adi = any address line. 2. csoi = any of the chip-select output signals coming through port b (cs0?s7) or through port c (cs8?s10). 3. direct pad input = any of the following direct pad input lines: csi/a19 as transparent a19, rd/e, wr or r/w, transparent pc0?c2, ale (or as). 4. control signals rd/e or wr or r/w. psd211r family 34 -20 -25 cmiser turbo symbol parameter on = off = unit min max min max add add t1 ale or as pulse width 50 60 0 0 ns t2 address set-up time 15 20 0 0 ns t3 address hold time 15 20 0 0 ns t4 leading edge of read to data active 0 0 0 0 ns t5 ale valid to data valid 200 250 20 0 ns t6 address valid to data valid 200 250 20 0 ns t7 csi active to data valid 200 250 20 0 ns t8 leading edge of read to data valid 50 60 0 0 ns leading edge of read to data valid in t8a 8031-based architecture operating with 70 80 0 0 ns psen and rd in separate mode t9 read data hold time 0 0 0 0 ns t10 trailing edge of read to data high-z 50 55 0 0 ns trailing edge of ale or as t11 to leading edge of write 00 00ns t12 rd, e, psen, or ds pulse width 75 85 0 0 ns t12a wr pulse width 45 55 0 0 ns trailing edge of write or read t13 to leading edge of ale or as 55 00ns t14 address valid to trailing edge of write 200 250 0 0 ns t15 csi active to trailing edge of write 200 250 0 0 ns t16 write data set-up time 40 50 0 0 ns t17 write data hold time 12 15 0 0 ns t18 port to data out valid propagation delay 50 60 0 0 ns t19 port input hold time 0 0 0 0 ns t20 trailing edge of write to port output valid 60 70 0 0 ns t21 adi 1 or control to csoi 2 valid 5 55 5 60 0 20 ns t22 adi 1 or control to csoi 2 invalid 4 55 4 60 0 20 ns t23 latched address outputs, port a 60 60 0 0 ns 18.8 timing parameters ? ZPSD211Rv (3 v devices only) psd211r family 35 notes: 1. adi = any address line. 2. csoi = any of the chip-select output signals coming through port b (cs0?s7) or through port c (cs8?s10). 3. direct pad input = any of the following direct pad input lines: csi/a19 as transparent a19, rd/e, wr or r/w, transparent pc0?c2, ale (or as). 4. control signals rd/e or wr or r/w. -20 -25 cmiser turbo symbol parameter on = off = unit min max min max add add hold time of port a valid during write csoi t29 trailing edge 33 00ns t30 csi active to csoi 2 active 9 80 9 90 0 0 ns t31 csi inactive to csoi 2 inactive 9 80 9 90 0 0 ns t32 direct pad input 3 as hold time 0 0 0 0 ns t33 r/w active to e or ds start 40 50 0 0 ns t34 e or ds end to r/w 40 50 0 0 ns t35 as inactive to e high 0 0 0 0 ns t36 address to leading edge of write 35 40 0 0 ns 18.8 timing parameters ? ZPSD211Rv (3 v devices only) (cont.) psd211r family 36 18.9 timing diagrams for all psd211r parts figure 19. timing using rd and wr signals 18 data valid csi/a19 as csi data in 8 12 1 7 15 32 32 14 14 6 6 10 9 address a address b 2 3 4 13 32 5 2 16 17 12a 19 13 20 23 23 address a address b input input output output read cycle write cycle stable input stable input direct (1) pad input multiplexed (2) inputs a0/ad0- a7/ad7 active low ale active high ale rd/e as rd psen wr/v pp or rw as wr any of pa0-pa7 as i/o pin any of pa0-pa7 pins as address outputs any of pb0-pb7 as i/o pin 1 3 11 36 see referenced notes on page 38. psd211r family 37 figure 20. timing using r/w and e signals 18 33 34 36 19 data valid csi/a19 as csi data in 8 12 5 1 32 7 15 32 32 14 14 6 6 10 9 address a address b 2 3 4 33 13 2 16 17 12 13 20 23 23 address a address b input input output output read cycle write cycle stable input stable input direct (1) pad input multiplexed (2) inputs a0/ad0- a7/ad7 active low as active high as rd/e as e wr/v pp or r/w as r/w any of pa0-pa7 as i/o pin any of pa0-pa7 pins as address outputs any of pb0-pb7 as i/o pin 1 3 34 35 35 see referenced notes on page 38. psd211r family 38 figure 21. chip-select output timing 30 21 31 a19/csi as csi direct pad (1) input multiplexed (2) pad inputs csoi (3, 4) ale or ale 22 1 2 3 input stable 1. direct pad input = any of the following direct pad input lines: csi/a19 as transparent a19, rd/e, wr or r/w, transparent pc0?c2, ale in non-multiplexed modes. 2. multiplexed inputs: any of the following inputs that are latched by the ale (or as): a0/ad0?15/ad15, csi/a19 as ale dependent a19, ale dependent pc0?c2. 3. csoi = any of the chip-select output signals coming through port b (cs0?s7) or through port c (cs8?s10). 4. csoi product terms can include any of the pad input signals shown in figure 4, except for reset and csi. notes for timing diagrams psd211r family 39 figure 22a. ac testing input/output waveform (5 v versions ) figure 23a. ac testing load circuit (5 v versions ) 3.0v 0v test point 1.5v device under test 2.01 v 195 w c l = 30 pf (including scope and jig capacitance) 0.9 v cc 0v test point 1.5v device under test 2.0 v 400 w c l = 30 pf (including scope and jig capacitance) figure 22b. ac testing input/output waveform (3 v versions ) figure 23b. ac testing load circuit (3 v versions ) 18.10. ac testing psd211r family 40 pin no. pin no. 44-pin 44-pin pldcc/cldcc pqfp pin assignments (package type l/j) (package type m) psen 1 39 wr/v pp or r/w 2 40 reset 3 41 pb7 4 42 pb6 5 43 pb5 6 44 pb4 7 1 pb3 8 2 pb2 9 3 pb1 10 4 pb0 11 5 gnd 12 6 ale or as 13 7 pa7 14 8 pa6 15 9 pa5 16 10 pa4 17 11 pa3 18 12 pa2 19 13 pa1 20 14 pa0 21 15 rd/e 22 16 ad0/a0 23 17 ad1/a1 24 18 ad2/a2 25 19 ad3/a3 26 20 ad4/a4 27 21 ad5/a5 28 22 ad6/a6 29 23 ad7/a7 30 24 a8 31 25 a9 32 26 a10 33 27 gnd 34 28 a11 35 29 a12 36 30 a13 37 31 a14 38 32 a15 39 33 pc0 40 34 pc1 41 35 pc2 42 36 a19/csi 43 37 v cc 44 38 19.0 pin assignments psd211r family 41 39 a15 38 a14 37 a13 36 a12 35 a11 34 gnd 33 a10 32 a9 31 a8 30 ad7/a7 29 ad6/a6 pb4 7 pb3 8 pb2 9 pb1 10 pb0 11 gnd 12 ale or as 13 pa7 14 pa6 15 pa5 16 pa4 17 pa3 18 pa2 19 pa1 20 pa0 21 rd/e 22 ad0/a0 23 ad1/a1 24 ad2/a2 25 ad3/a3 26 ad4/a4 27 ad5/a5 28 6 pb5 5 pb6 4 pb7 3 reset 2 wr/v or r/w 1 psen 44 v 43 a19/csi 42 pc2 41 pc1 40 pc0 pp cc (top view) 20.0 package information figure 24. drawing l4 ? 44 pin ceramic leaded chip carrier (cldcc) with window (package type l) or drawing j2 ? 44 pin plastic leaded chip carrier (pldcc) without window (package type j) pb4 pb3 pb2 pb1 pb0 gnd ale or as pa7 pa6 pa5 pa4 a15 a14 a13 a12 a11 gnd a10 a9 a8 ad7/a7 ad6/a6 1 2 3 4 5 6 7 8 9 10 11 33 32 31 30 29 28 27 26 25 24 23 12 13 14 15 16 17 18 19 20 21 22 pa3 pa2 pa1 pa0 rd/e ad0/a0 ad1/a1 ad2/a2 ad3/a3 ad4/a4 ad5/a5 pb5 pb6 pb7 reset wr/v pp or r/w psen v cc a19/csi pc2 pc1 pc0 44 43 42 41 40 39 38 37 36 35 34 (top view) figure 25. drawing m1 ? 44 pin plastic quad flatpack (pqfp) (package type m) psd211r family 42 family: plastic leaded chip carrier millimeters inches symbol min max notes min max notes a 4.19 4.57 0.165 0.180 a1 2.54 2.79 0.100 0.110 a2 3.76 3.96 0.148 0.156 b 0.33 0.53 0.013 0.021 b1 0.66 0.81 0.026 0.032 c 0.246 0.262 0.0097 0.0103 d 17.40 17.65 0.685 0.695 d1 16.51 16.61 0.650 0.654 d2 14.99 16.00 0.590 0.630 d3 12.70 reference 0.500 reference e 17.40 17.65 0.685 0.695 e1 16.51 16.61 0.650 0.654 e2 14.99 16.00 0.590 0.630 e3 12.70 reference 0.500 reference e1 1.27 reference 0.050 reference n44 44 030195r6 drawing j2 ? 44-pin plastic leaded chip carrier (pldcc) (package type j) d3 b a1 a2 e1 e d2 a e2 c d d1 44 1 2 3 e3 e1 b1 21.0 package drawings psd211r family 43 family: ceramic leaded chip carrier ? cerquad millimeters inches symbol min max notes min max notes a 3.94 4.57 0.155 0.180 a1 2.29 2.92 0.090 0.115 a2 3.05 3.68 0.120 0.145 b 0.43 0.53 0.017 0.021 b1 0.66 0.81 0.026 0.032 c 0.15 0.25 0.006 0.010 d 17.40 17.65 0.685 0.695 d1 16.31 16.66 0.642 0.656 d2 14.73 16.26 0.580 0.640 d3 12.70 reference 0.500 reference e 17.40 17.65 0.685 0.695 e1 16.31 16.66 0.642 0.656 e2 14.73 16.26 0.580 0.640 e3 12.70 reference 0.500 reference e1 1.27 reference 0.050 reference n44 44 030195r8 drawing l4 ? 44-pin pocketed ceramic leaded chip carrier (cldcc) ? cerquad (package type l) d3 b1 b a1 a e1 e 44 d2 a2 c 1 2 3 e2 d1 d e3 e1 view a commercial and industrial packages include the lead pocket on the underside of the package but military packages do not. view a psd211r family 44 drawing m1 ? 44-pin plastic quad flatpack (pqfp) (package type m) b e1 e 1 d3 e3 d1 d l a 2 3 44 a2 a a1 c index mark e1 standoff: 0.10 mm min 0.25 mm max family: plastic quad flatpack (pqfp) millimeters inches symbol min max notes min max notes a 0 7 0 7 a 2.35 0.092 a1 1.075 reference 0.042 reference a2 1.95 2.10 0.077 0.083 b 0.30 0.45 0.012 0.018 c 0.13 0.23 0.005 0.009 d 13.20 0.520 d1 10.00 0.394 d3 8.00 reference 0.315 reference e 13.20 0.520 e1 10.00 0.394 e3 8.00 reference 0.315 reference e1 0.80 reference 0.031 reference l 0.73 1.03 0.029 0.040 n44 44 030195r4 psd211r family 45 part # mcu plds/decoders i/o memory other psd zpsd zpsd 8-bit 16-bit interface inputs product pld page ports open eprom sram peripheral security @ @ @ data data terms outputs reg. drain mode 5 v 5 v 2.7 v psd211r ZPSD211R ZPSD211Rv x std-m 14 40 11 19 256kb x 22.1 psd211r family ? selector guide 22.0 psd211r ordering information psd211r family 46 operating speed temperature part number (ns) package type range psd211r-b-70j 70 44 pin pldcc comm? psd211r-b-70l 70 44 pin cldcc comm? psd211r-b-70m 70 44 pin pqfp comm? psd211r-b-90j 90 44 pin pldcc comm? psd211r-b-90ji 90 44 pin pldcc industrial psd211r-b-15j 150 44 pin pldcc comm? psd211r-b-15l 150 44 pin cldcc comm? psd211r-b-15m 150 44 pin pqfp comm? ZPSD211R-b-70j 70 44 pin pldcc comm? ZPSD211R-b-70l 70 44 pin cldcc comm? ZPSD211R-b-70m 70 44 pin pqfp comm? ZPSD211R-b-90ji 90 44 pin pldcc industrial ZPSD211R-b-90mi 90 44 pin pqfp industrial ZPSD211R-b-15j 150 44 pin pldcc comm? ZPSD211R-b-15l 150 44 pin cldcc comm? ZPSD211R-b-15m 150 44 pin pqfp comm? ZPSD211Rv-b-20j 200 44 pin pldcc comm? ZPSD211Rv-b-20ji 200 44 pin pldcc industrial ZPSD211Rv-b-20l 200 44 pin cldcc comm? ZPSD211Rv-b-20m 200 44 pin pqfp comm? ZPSD211Rv-b-25j 250 44 pin pldcc comm? ZPSD211Rv-b-25ji 250 44 pin pldcc industrial 22.0 psd211r ordering information (cont.) 22.3 ordering information temperature (blank = commercial, i = industrial, m = military) package type speed (-70 = 70ns, -90 = 90ns, -15 = 150ns -20 = 200ns, -25 = 250ns) revision (blank = no revision) supply voltage (blank = 5v, v = 3 volt) base part number - see selector guide psd (wsi programmable system device) fam. power down feature (blank = standard, z = zero power feature) z psd -a -20 j i 413a2 v 22.2 part number construction psd211r, ZPSD211R, ZPSD211Rv 2/3 revision history table 1. document revision history date rev. description of revision jan-1997 1.0 psd211r: document written in the wsi format. initial release jul-1997 1.0 ZPSD211R, ZPSD211Rv: document written in the wsi format. initial release feb-1998 1.1 combined data sheets. updated specifications 31-jan-2002 1.2 psd211r, ZPSD211R, ZPSD211Rv: low cost field programmable microcontroller peripherals front page, and back two pages, in st format, added to the pdf file any references to waferscale, wsi, easyflash and psdsoft 2000 updated to st, st, flash+psd and psdsoft express 3/3 psd211r, ZPSD211R, ZPSD211Rv information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsibility for the co nsequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specifications mentioned in this publicati on are subject to change without notice. this publication supersedes and replaces all information previously supplied. stmicroelectronics prod ucts are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectro nics. the st logo is registered trademark of stmicroelectronics all other names are the property of their respective owners ? 2002 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - brazil - canada - china - finland - france - germany - hong kong - india - israel - italy - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - unit ed states. www.st.com |
Price & Availability of ZPSD211R
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |